

We begin our discussion of machine programming by covering some of the general principles involved. We look at a generic "machine language" that is similar, but not identical, to that used on Intel processors. After this brief introduction, we focus on the machine language used by Intel processors.





Generally, we think of their being two sorts of memory: that containing instructions and that containing data. Programs, in general, don't modify their own instructions on the fly. In reality, there's only one sort of memory, which holds everything. However, we arrange so that memory holding instructions cannot be modified and that, usually, memory holding data cannot be executed as instructions.

Of course, programs such as compilers and linkers produce executable code as data, but they don't directly execute it.





	Instructi	ons					
	Op code	Operand1	Operan	d2]
csa	33 Intro to Computer s	Systems	IX-6 C	opyright © 2	022 Thomas W.	Doeppner. A	Il rights reserved.







Note we're using the accumulator in two-operand instructions. The "%" makes it clear that "acc" is a register. The "\$" indicates that what follows is an immediate operand; i.e., it's a value to be used as is, rather than as an address or a register.



We have one set of arithmetic instructions that work with both unsigned and signed (two's complement) interpretations of the bit values in a word.

The overflow flag is set when the result, interpreted as a two's-complement value should be positive, but won't fit in the word and thus becomes a negative number, or should be negative, but won't fit in the word and thus becomes a positive number.

The carry flag is set when computing the result, interpreted as an unsigned value, requires a borrow out of the most-significant bit (i.e., computing b-a when a is greater than b), or when it results in an overflow (e.g., for 32-bit unsigned integers, when the result should be greater than or equal to 2^{32} (but can't fit in a 32-bit word).



s two's-comple		
	ment	
erpreted as un	signed	
)		
, interpretation		
t		
ot set		
	erpreted as un) interpretation it ot set	erpreted as unsigned) interpretation t ot set







Jump instructions cause the processor to start executing instructions at some specified address. For conditional jump instructions, whether to jump or not is determined by the values of the condition codes. Fortunately, rather than having to specify explicitly those values, one may use mnemonics as shown in the slide.

We'll see examples of their use in an upcoming lecture, when we're looking at x86 assembler instructions.



In the C code above, the assignment to a might be coded in assembler as shown in the box in the lower left. But this brings up the question, where are the values represented by **a**, **b**, **c**, and **d**? Variable names are part of the C language, not assembler. Let's assume that these global variables are located at addresses 1000, 1004, 1008, and 1012, as shown on the right. Thus, correct assembler language would be as in the middle box, which deals with addresses, not variable names. Note that "mov 1004,%acc" means to copy the contents of location 1004 to the accumulator register; it does not mean to copy the integer 1004 into the register!

Beginning with this slide, whenever we draw pictures of memory, lower memory addresses are at the bottom, higher addresses are at the top. This is the opposite of how we've been drawing pictures of memory in previous slides.



Here we rearrange things a bit. **b** is a global variable, but a is a local variable within **func**, and **c** and **d** are arguments. The issue here is that the locations associated with **a**, **c**, and **d** will, in general, be different for each call to **func**. Thus, we somehow must modify the assembler code to take this into account.



Note that both positive and negative offsets might be used.



Here we load the value 10,000 into the base register (recall that the "\$" means what follows is a literal value; a "%" sign means that what follows is the name of a register), then store the value 10 into the memory location 10100 (the contents of the base register plus 100): the notation \mathbf{n} (%base) means the address obtained by adding \mathbf{n} to the contents of the base register.



Here we return to our earlier example. We assume that, as part of the call to **func**, the base register is loaded with the address of the beginning of **func**'s current stack frame, and that the local variable **a** and the parameters **c** and **d** are located within the frame. Thus, we refer to them by their offset from the beginning of the stack frame, which are assumed to be **-16**, **-8**, and **-12**. Since the stack grows from higher addresses to lower addresses, these offsets are negative. Note that the first assembler instruction copies the contents of location 1000 into **%acc**.





We've now seen four registers: the instruction pointer, the accumulator, the base register, and the condition codes. The accumulator is used to hold intermediate results for arithmetic; the base register is used to hold addresses for relative addressing. There's no particular reason why the accumulator can't be used as the base register and vice versa: thus, they may be used interchangeably. Furthermore, it is useful to have more than two such dual-purpose registers. As we will see, the x86 architecture has eight such registers; the x86-64 architecture has 16.



Why do we make the distinction between registers and memory? Registers are in the processor itself and can be read from and written to very quickly. Memory is on separate hardware and takes much more time to access than registers do. Thus, operations involving only registers can be executed very quickly, while significantly more time is required to access memory. Processors typically have relatively few registers (the IA-32 architecture has eight, the x86-64 architecture has 16; some other architectures have many more, perhaps as many as 256); memory is measured in gigabytes.

Note that memory access-time is mitigated by the use of in-processor caches, something that we will discuss in a few weeks.



The early computers of the x86 family had 16-bit words; starting with the 386, they supported 32-bit words.



 2^{32} = 4 gigabytes.

 2^{64} = 16 exbibytes.

All SunLab computers are x86-64.



ARM originally stood for Acorn RISC machine. Acorn was a British computer company that was established in 1978, but no longer exists. RISC stands for Reduced Instruction Set Computer. The RISC concept was devised in the 1980s and was very popular in the 80s and 90s. The idea is to design computers with relatively few instructions, but implement those instructions so they can execute very quickly. The fastest computers in the 80s and 90s were RISC computers. But Intel, who built computer chips with fairly complex instruction sets (CISC), learned how to make their computers run really fast as well. That, coupled with the fact that Windows ran exclusively on Intel, helped Intel stay in the lead.

ARM later became Advanced RISC Machine. Now, it doesn't stand for anything, It's just ARM.

Apple (whose computers originally ran Motorola 68000 processors before they switched to Intel) decided that they could make more cost-effective and faster processors by adapting the ARM design and including GPUs (graphics processing units). GPUs are specialized processors that help with image processing, but also can be used with other computations that have a lot of inherent parallelism. Apple refers to their new chips as M1 and M2 (presumably an M3 is not far behind).



Supplied by CMU.



Most instructions come in three (on IA32) or four (on x86-64) forms, one for each possible operand size.

Note the confusion: long on x86 is 32 bits, but long in C is 64 bits.

Note that some assemblers (in particular, those of Microsoft and Intel) use a different syntax. Rather than tag the mnemonic for the instruction with the operand size, they tag the operands.



Supplied by CMU.



Supplied by CMU.

Note that %ebp/%rbp may be used as a base register as on IA32, but they don't have to be used that way. This will become clearer when we explore how the runtime stack is accessed. The convention on Linux is for the first 6 arguments of a function to be in registers %rdi, %rsi, %rdx, %rcx, %r8, and %r9. The return value of a function is put in %rax.

Note also that each register, in addition to having a 32-bit version, also has an 8-bit (one-byte) version. For the numbered registers, it's, for example, %r10b. For the other registers it's the same as for IA32.



Based on a slide supplied by CMU.

Some assemblers (in particular, those of Intel and Microsoft) place the operands in the opposite order. Thus, the example of the slide would be "addl %rax,8(%rbp)". The order we use is that used by gcc, known as the "AT&T syntax" because it was used in the original Unix assemblers, written at Bell Labs, then part of AT&T.



Supplied by CMU.



Supplied by CMU.

If one thinks of there being an array of registers, then " $\operatorname{Reg}[R]$ " selects register "R" from this array.



Here we have a simple function that swaps the two components of a structure that's passed to it. (Assume that %rdi contains the argument.)



In addition to using %rdi to contain the argument (the address of the structure), we use %rax to contain the value of **temp** and %rdx to effectively be another temporary that holds the value of p->y.



When we enter **swapxy**, %rdi contains the address of the structure.



We copy the first component of p into **temp**, which is held in %rax.



We then copy the second component into %rdx.



The second component, which we'd copied into %rdx, is now copied into the first component of the structure itself.

Finally, we update the second component, copying into it what had been the first component.

Adapted from a slide supplied by CMU.

The instruction pointer is referred to as %rip. We'll see its use (in addressing) a bit later in the course.

%rdx	0xf000		
%rcx	0x0100	1	
	1		
Express	sion	Address Computation	Address
0x8(%rdx)			
0x8(%r	dx)	0xf000 + 0x8	0xf008
0x8(%r (%rdx,	dx) %rcx)	0xf000 + 0x8 0xf000 + 0x100	0xf008 0xf100
0x8(%r (%rdx, (%rdx,	dx) %rcx) %rcx, 4)	0xf000 + 0x8 0xf000 + 0x100 0xf000 + 4*0x0100	0xf008 0xf100 0xf400

Adapted from a slide from CMU

Adapted from a slide supplied by CMU.

Note that a function returns a value by putting it in %rax.

On x86-64, for instructions with 32-bit (long) operands that produce 32-bit results going into a register, the register must be a 32-bit register; the higher-order 32 bits are filled with zeroes.

1006:	0x06
1005: 1004: 1003:	0x05 0x04 0x03
1002: 1001: %rax → 1000:	0x02 0x01 0x00
Hint:	
	1004: 1003: 1002: 1001: %rax → 1000: Hint:

Here we have a simple function that swaps the two components of a structure that's passed to it. (Assume that %rdi contains the argument.) Note that even though we use the "e" form of the registers to hold the (32-bit) data, we need the "r" form to hold the 64-bit addresses.

Note that using single-byte versions of registers has a different behavior from using 4byte versions of registers. Putting data into the latter using **mov** causes the upper bytes to be zeroed. But with the byte versions, putting data into them does not affect the upper bytes.

Supplied by CMU.

Note that normally one does not ask gcc to produce assembler code, but instead it compiles C code directly into machine code (producing an object file). Note also that the gcc command actually invokes a script; the compiler (also known as gcc) compiles code into either assembler code or machine code; if necessary, the assembler (as) assembles assembler code into object code. The linker (ld) links together multiple object files (containing object code) into an executable program.

Example

```
long ASum(long *a, unsigned long size) {
    long i, sum = 0;
    for (i=0; i<size; i++)
        sum += a[i];
    return sum;
}</pre>
```

Code for A	Sum		
	•	Assembler	
0x1126 <a< th=""><th>Sum>:</th><th>– translates .s into .o</th></a<>	Sum>:	– translates .s into .o	
0x48 0x85		 binary encoding of each instruction 	
0xf6 0x74		 nearly-complete image of executable code 	
0x19 0x48 0x89		 missing linkages between code in different files 	
0xfa	 Total of 35 bytes Each instruction: 1, 2, or 3 bytes 	Linker	
0x48 0x8d		 resolves references between files 	
0x0c 0xf7		 combines with static run-time libraries 	
•	Starts at address	» e.g., code for printf	
•	0x112b	 some libraries are dynamically linked 	
•		» linking occurs when program begins execution	

Adapted from a slide supplied by CMU.

This is taken from Intel 64 and IA-32 Architecture Software Developer's Manual, Volume 2: Instruction Set Reference; Order Number 325462-043US, Intel Corporation, May 2012 (<u>https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-sdm-combined-volumes-1-2a-2b-2c-2d-3a-3b-3c-3d-and-4</u>)

The point of the slide is that the instruction format is complicated, too much so for a human to deal with. Which is why we talk about **disassemblers** in the next slides.

test je mov	%rsi,%rsi 1149 <asum+0x1e></asum+0x1e>
test je mov	%rs1,%rs1 1149 <asum+0x1e></asum+0x1e>
je mov	1149 <asum+0x1e></asum+0x1e>
mov	0
1.00	*ral, *rax
Tea	
mov	SUXU, *eax
add	(arux), arax
auu	
cmp	$\frac{112}{112}$
jne	
recq	\$0x0 %00x
rota	SURU, Sear
1	
t code	
Coue	
	add add cmp jne retq mov retq

Adapted from a slide supplied by CMU.

objdump's rendition is approximate because it assumes everything in the file is assembly code, and thus translates data into (often really weird) assembly code.

Dump of assembler of	ode for	
$0 \times 112b < +0 > 0$		function ASum:
UALIZD NTU/:	test	%rsi,%rsi
0x112e <+3>:	je	0x1149 <asum+30></asum+30>
0x1130 <+5>:	mov	%rdi,%rdx
0x1133 <+8>:	lea	(%rdi,%rsi,8),%rcx
0x1137 <+12>:	mov	\$0x0,%eax
 Within gdb debug 	gger	
qdb <file></file>		
disassemble AS	m	
– disassemble the	ASum o	bject code
x/35xb ASum		
	<pre>0x1130 <+5>: 0x1133 <+8>: 0x1137 <+12>: • Within gdb debug gdb <file> disassemble ASu - disassemble the x/35xb ASum</file></pre>	<pre>0x1130 <+5>: mov 0x1133 <+8>: lea 0x1137 <+12>: mov </pre> • Within gdb debugger gdb <file> disassemble ASum - disassemble the ASum o x/35xb ASum</file>

Adapted from a slide supplied by CMU.

The x/35xb directive to gdb says to examine (first x, meaning print) 35 bytes (b) viewed as hexadecimal (second x) starting at ASum.

The source for this is http://en.wikipedia.org/wiki/X86_instruction_listings, viewed on 6/20/2017, which came with the caveat that it may be out of date. While it's likely that more instructions have been added since then, we won't be covering them in 33!

Supplied by CMU.

Note that for shift instructions, the Src operand (which is the size of the shift) must either be an immediate operand or be a designator for a one-byte register (e.g., %cl – see the slide on general-purpose registers for IA32).

Also note that what's given in the slide are the versions for 32-bit operands. There are also versions for 8-, 16-, and 64-bit operands, with the "l" replaced with the appropriate letter ("b", "s", or "q").

Adapted from a slide supplied by CMU.

By convention, the first three arguments to a function are placed in registers **rdi**, **rsi**, and **rdx**, respectively. Note that, also by convention, functions put their return values in register **eax/rax**.

Quiz 5			
 What is the final v 	alue in %e	cx?	
xorl %ecx, %ecx			
incl %ecx			
shll %cl, %ecx	%cl is t	he low byte of	E %ecx
addl %ecx, %ecx			
a) 0			
b) 2			
c) 4			
d) 8			
S33 Intro to Computer Systems	IX-63 Copy	yright © 2022 Thomas W. Doeppner.	All rights reserved

Note that xor'ing anything with itself results in 0.