CS 33

Intro to Machine Programming

CS33 Intro to Computer Systems

IX–1

Machine Model



IX-2



Processor: Some Details



IX–4

Processor: Basic Operation

while (forever) {
 fetch instruction IP points at
 decode instruction
 fetch operands
 execute
 store results
 update IP and condition code

Instructions ...

Op code Operand1	Operand2	•••
------------------	----------	-----

Operands

• Form

immediate vs. reference

 value vs. address

 How many?

 3
 add a,b,c

• b += a

Operands (continued)

- Accumulator
 - special memory in the processor
 - » known as a register
 - » fast access
 - allows single-operand instructions

IX-8

» add a

» add b

• acc += b

From C to Assembler ...



CS33 Intro to Computer Systems

IX-9

Condition Codes

- Set of flags giving status of most recent operation:
 - zero flag
 - » result was zero
 - sign flag
 - » for signed arithmetic interpretation: sign bit is set
 - overflow flag
 - » for signed arithmetic interpretation
 - carry flag (generated by carry or borrow out of mostsignificant bit)
 - » for unsigned arithmetic interpretation
- Set implicitly by arithmetic instructions
- Set explicitly by compare instruction
 - cmp a,b
 - » sets flags based on result of b-a

CS33 Intro to Computer Systems

IX–10 Copyright © 2022 Thomas W. Doeppner. All rights reserved.

Examples (1)

- Assume 32-bit arithmetic
- x is 0x8000000
 - TMIN if interpreted as two's-complement
 - 2³¹ if interpreted as unsigned
- x-1 (0x7ffffff)
 - TMAX if interpreted as two's-complement
 - 2³¹-1 if interpreted as unsigned
 - zero flag is not set
 - sign flag is not set
 - overflow flag is set
 - carry flag is not set

Examples (2)

- x is 0xfffffff
 - -1 if interpreted as two's-complement
 - UMAX (2³²-1) if interpreted as unsigned
- x+1 (0x0000000)
 - zero under either interpretation
 - zero flag is set
 - sign flag is not set
 - overflow flag is not set
 - carry flag is set

Examples (3)

- x is 0xfffffff
 - -1 if interpreted as two's-complement
 - UMAX (2³²-1) if interpreted as unsigned
- x+2 (0x0000001)
 - (+)1 under either interpretation
 - zero flag is not set
 - sign flag is not set
 - overflow flag is not set
 - carry flag is set

Quiz 1

- Set of flags giving status of most recent operation:
 - zero flag
 - » result was zero
 - sign flag
 - » for signed arithmetic interpretation: sign bit is set
 - overflow flag
 - » for signed arithmetic interpretation
 - carry flag (generated by carry or borrow out of most-significant bit)
 - » for unsigned arithmetic interpretation
- Set explicitly by compare instruction
 - cmp a,b
 - » sets flags based on result of b-a

Which flags are set to one by "cmp 2,1"?

- a) overflow flag only
- b) carry flag only
- c) sign and carry flags only
- d) sign and overflow flags only
- e) sign, overflow, and carry flags

Jump Instructions

- Unconditional jump
 - just do it
- Conditional jump
 - to jump or not to jump determined by conditioncode flags
 - field in the op code indicates how this is computed
 - in assembler language, simply say
 - » je
 - jump on equal
 - » jne
 - jump on not equal
 - » jg
 - jump on greater than (signed)
 - » etc.

Addresses



Addresses

int b;

```
int func(int c, int d) {
   int a;
   a = (b + c) * d;
                             One copy of b for duration of
                          •
                             program's execution
                              • b's address is the same
                                 for each call to func
   mov ?, %acc
                             Different copies of a, c, and d
   add ?, %acc
                             for each call to func

    addresses are different in

           ?, <sup>%</sup>acc
   mul
                                 each call
           %acc,?
   mov
```

Relative Addresses



CS33 Intro to Computer Systems

2⁶⁴-1

Base Registers

mov \$10000, %base
mov \$10, 100(%base)



Addresses

int b;

```
int func(int c, int d) {
    int a;
    a = (b + c) * d;
    ...
}
mov 1000,%acc
add -8(%base),%acc
mul -12(%base),%acc
mov %acc,-16(%base)
```



Quiz 2





mov 1000,%acc

- add -8(%base),%acc
- mul -12(%base),%acc
- mov %acc,-16(%base)





CS33 Intro to Computer Systems

IX-23 Copyright © 2022 Thomas W. Doeppner. All rights reserved.

Intel x86

- Intel created the 8008 (in 1972)
- 8008 begat 8080
- 8080 begat 8086
- 8086 begat 8088
- 8086 begat 286
- 286 begat 386
- 386 begat 486
- 486 begat Pentium
- Pentium begat Pentium Pro
- Pentium Pro begat Pentium II
- ad infinitum

IA32

2⁶⁴

• 2³² used to be considered a large number

one couldn't afford 2³² bytes of memory, so no problem with that as an upper bound

Intel (and others) saw need for machines with 64-bit addresses

- devised IA64 architecture with HP
 - » became known as Itanium
 - » very different from x86
- AMD also saw such a need
 - developed 64-bit extension to x86, called x86-64
- Itanium flopped
- x86-64 dominated
- Intel, reluctantly, adopted x86-64

Why Intel?

- Most CS Department machines are Intel
- An increasing number of personal machines are not
 - Apple has switched to ARM
 - packaged into their M1, M2, etc. chips
 - » "Apple Silicon"
- Intel x86-64 is very different from ARM64 internally
- Programming concepts are similar
- We cover Intel; most of the concepts apply to ARM

Data Types on IA32 and x86-64

- "Integer" data of 1, 2, or 4 bytes (plus 8 bytes on x86-64)
 - data values
 - » whether signed or unsigned depends on interpretation
 - addresses (untyped pointers)
- Floating-point data of 4, 8, or 10 bytes
- No aggregate types such as arrays or structures
 just contiguously allocated bytes in memory

Operand Size



General-Purpose Registers (IA32)

Origin (mostly obsolete)



x86-64 General-Purpose Registers

					<u>_</u>
	%rax	%eax	% r8	%r8d	a5
	%rbx	%ebx	8 r9	%r9d	a6
a4	%rcx	%ecx	% r10	%r10d	
a3	%rdx	%edx	% r11	%r11d	
a2	%rsi	%esi	% r12	%r12d	
a1	%rdi	%edi	% r13	%r13d	
	%rsp	%esp	% r14	%r14d	
	%rbp	%ebp	%r15	%r15d	

- Extend existing registers to 64 bits. Add 8 new ones.

Moving Data

- Moving data movq source, dest
- Operand types
 - Immediate: constant integer data
 - » example: \$0x400, \$-533
 - » like C constant, but prefixed with `\$'
 - » encoded with 1, 2, 4, or 8 bytes
 - Register: one of 16 64-bit registers
 - » example: %rax, %rdx
 - » %rsp and %rbp have some special uses
 - » others have special uses for particular instructions
 - Memory: 8 consecutive bytes of memory at address given by register(s)
 - » simplest example: (%rax)
 - » various other "address modes"



movq Operand Combinations



Cannot (normally) do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

Normal (R) Mem[Reg[R]]
 – register R specifies memory address

movq (%rcx),%rax

Displacement D(R) Mem[Reg[R]+D]

 register R specifies start of memory region
 constant displacement D specifies offset

movq 8(%rbp),%rdx

Using Simple Addressing Modes

```
struct xy {
    long x;
    long y;
}
void swapxy(struct xy *p) {
    long temp = p->x;
    p->x = p->y;
    p->y = temp;
}
```

```
swap:
```

```
movq (%rdi), %rax
movq 8(%rdi), %rax
movq %rdx, (%rdi)
movq %rax, 8(%rdi)
ret
```

```
struct xy {
  long x;
  long y;
void swapxy(struct xy *p) {
  long temp = p - x;
  p \rightarrow x = p \rightarrow y;
  p -> y = temp;
```



Register	Value
%rdi	P
% rax	temp
%rdx	p->y

movq (\$rdi), \$rax # temp = p->x movq rdx, (rdi) # p-x = rdxmovq $\frac{1}{2}$ ($\frac{1}{2}$ movq $\frac{1$ ret

ret





ret

%rdi	0x100
%rax	123
%rdx	



%rdi	0x100
%rax	123
%rdx	456



ret

%rdi	0x100
%rax	123
%rdx	456



ret

%rdi	0x100
%rax	123
%rdx	456



Quiz 3

movq -8(%rbp), %rax
movq (%rax), %rax
movq (%rax), %rax
movq %rax, -16(%rbp)



Which C statements best describe the assembler code?

// a	// b	// c	// d
long x;	<pre>long *x;</pre>	<pre>long **x;</pre>	<pre>long ***x;</pre>
long y;	long y;	long y;	long y;
y = x;	y = *x;	$y = \star \star x;$	y = * * * x;

Complete Memory-Addressing Modes

Most general form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

- D: constant "displacement"
- Rb: base register: any of 16[†] registers
- Ri: index register: any, except for %rsp
- S: scale: 1, 2, 4, or 8
- Special cases

(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]]
D(Rb,Ri)	Mem[Reg[Rb]+Reg[Ri]+D]
(Rb,Ri,S)	Mem[Reg[Rb]+S*Reg[Ri]]
D	Mem[D]

[†]The instruction pointer may also be used (for a total of 17 registers)

Address-Computation Examples

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx, %rcx)	0xf000 + 0x100	0xf100
(%rdx, %rcx, 4)	0xf000 + 4*0x0100	0xf400
0x80(,%rdx, 2)	2*0xf000 + 0x80	0x1e080

Address-Computation Instruction

- leaq src, dest
 - src is address mode expression
 - set dest to address denoted by expression

• Uses

computing addresses without a memory reference

» e.g., translation of p = &x[i];

computing arithmetic expressions of the form x + k*y

» k = 1, 2, 4, or 8

• Example



32-bit Operands on x86-64

- addl 4(%rdx), %eax
 - memory address must be 64 bits
 - operands (in this case) are 32-bit
 - » result goes into %eax
 - lower half of %rax
 - upper half is filled with zeroes

Quiz 4

	1009:	0x09
What value ends up in %ea	x? 1008:	0x08
What value chus up in 7000	1007:	0x07
m_{outor} \dot{c}_{1000}°	1006:	0x06
movų siuou, drax	1005:	0x05
movq \$1,%rbx	1004:	0x04
movi 2(%rax,%rbx,2),%ecx	1003:	0x03
a) $0x04050607$	1002:	0x02
b) 0×07060504	1001:	0x01
c) $0x07000304$	%rax \rightarrow 1000:	0x00
d) 0x09080706		
	Hint:	

IX–46 Copyright © 2022 Thomas W. Doeppner. All rights reserved.

Swapxy for Ints

```
struct xy {
    int x;
    int y;
}
void swapxy(struct xy *p){
    int temp = p->x;
    p->x = p->y;
    p->y = temp;
}
```

```
swap:
  movl (%rdi), %eax
  movl 4(%rdi), %edx
  movl %edx, (%rdi)
  movl %eax, 4(%rdi)
  ret
```

- Pointers are 64 bits
- What they point to are 32 bits

Bytes

- Each register has a byte version
 - e.g., %r10: %r10b; see earlier slide for x86 registers

Needed for byte instructions

- movb (%rax, %rsi), %r10b
- sets only the low byte in %r10
 - » other seven bytes are unchanged

Alternatives

- movzbq (%rax, %rsi), %r10
 - » copies byte to low byte of %r10
 - » zeroes go to higher bytes
- movsbq (%rax, %rsi), %r10
 - » copies byte to low byte of %r10
 - » sign is extended to all higher bits

Turning C into Object Code

- Code in files pl.c pl.c
- Compile with command: gcc -01 p1.c p2.c -o p
 - » use basic optimizations (-01)
 - $\ensuremath{\text{\tiny >}}\xspace$ put resulting binary in file $\ensuremath{\text{\tiny P}}\xspace$



Example

```
long ASum(long *a, unsigned long size) {
   long i, sum = 0;
   for (i=0; i<size; i++)
      sum += a[i];
   return sum;
}</pre>
```

Object Code

Code for ASum

0x112b < ASum >: 0x48

- 0x85 0xf6
- 0×74
- 0x19
- 0×48
- 0×89
- 0xfa

0x8d

 $0 \times 0 c$

0xf7

0x48

Assembler

- translates .s into .o
- binary encoding of each instruction
- nearly-complete image of executable code
- missing linkages between code in different files

• Linker

- Total of 35 bytes
- Each instruction:
- 1, 2, or 3 bytes
- Starts at address 0x112b

- resolves references between files
- combines with static run-time libraries
 - » e.g., code for printf
- some libraries are dynamically linked
 - » linking occurs when program begins execution

Instruction Format



Disassembling Object Code

Disassembled

00000000000112ь	<asum>:</asum>		
112b: 48 85	f 6	test	%rsi,%rsi
112e: 74 19		је	1149 <asum+0x1e></asum+0x1e>
1130: 48 89	fa	mov	%rdi,%rdx
1133: 48 8d	0c f7	lea	(%rdi,%rsi,8),%rcx
1137: b8 00	00 00 00	mov	\$0x0,%eax
113c: 48 03	02	add	(%rdx),%rax
113f: 48 83	c2 08	add	\$0x8,%rdx
1143: 48 39	ca	cmp	%rcx,%rdx
1146: 75 f4		jne	113c <asum+0x11></asum+0x11>
1148: c3		retq	
1149: b8 00	00 00 00	mov	\$0x0,%eax
114e: c3		retq	

Disassembler

objdump -d <file>

- useful tool for examining object code
- produces approximate rendition of assembly code

Alternate Disassembly

Disassembled

Object

0v112h	
$0 \times 12D$. 0×48	Dump of assembler code for function ASum:
0x25	0x112b <+0>: test %rsi,%rsi
0x65	0x112e <+3>: je 0x1149 <asum+30></asum+30>
0x10	0x1130 <+5>: mov %rdi,%rdx
010	0x1133 <+8>: lea (%rdi,%rsi,8),%rcx
0x19	0x1137 <+12>: mov \$0x0,%eax
0x48	
0x89	
Oxfa	
0x48	 Within adb debugger
0x8d	
0x0c	gdb <file></file>
0xf7	disassemble ASum
•	— disassemble the ASum object code
•	
•	x/35xb ASum
	 examine the 35 bytes starting at ASum

How Many Instructions are There?

- We cover ~30
- Implemented by Intel:
 - 80 in original 8086 architecture
 - 7 added with 80186
 - 17 added with 80286
 - 33 added with 386
 - 6 added with 486
 - 6 added with Pentium
 - 1 added with Pentium MMX
 - 4 added with Pentium Pro
 - 8 added with SSE
 - 8 added with SSE2
 - 2 added with SSE3
 - 14 added with x86-64
 - 10 added with VT-x
 - 2 added with SSE4a

- Total: 198
- Doesn't count:
 - floating-point instructions
 » ~100
 - SIMD instructions
 » lots
 - AMD-added instructions
 - undocumented instructions

Some Arithmetic Operations

Two-operand instructions:

Format	Computat	ion
addl	Src,Dest	Dest = Dest + Src
subl	Src,Dest	Dest = Dest – Src
imull	Src,Dest	Dest = Dest * Src
shll	Src,Dest	Dest = Dest << Src
sarl	Src,Dest	Dest = Dest >> Src
shrl	Src,Dest	Dest = Dest >> Src
xorl	Src,Dest	Dest = Dest ^ Src
andl	Src,Dest	Dest = Dest & Src
orl	Src,Dest	Dest = Dest Src

Also called sall Arithmetic Logical

– watch out for argument order!

Some Arithmetic Operations

One-operand Instructions

incl	Dest	= Dest + 1
decl	Dest	= Dest – 1
negl	Dest	= – Dest
notl	Dest	= ~Dest

- See textbook for more instructions
- See Intel documentation for even more

Arithmetic Expression Example

```
int arith(int x, int y, int z)
{
    int t1 = x+y;
    int t2 = z+t1;
    int t3 = x+4;
    int t4 = y * 48;
    int t5 = t3 + t4;
    int rval = t2 * t5;
    return rval;
}
```

arith:

leal (%rdi,%rsi), %eax
addl %edx, %eax
leal (%rsi,%rsi,2), %edx
shll \$4, %edx
leal 4(%rdi,%rdx), %ecx
imull %ecx, %eax
ret

Understanding arith

```
int arith(int x, int y, int z)
{
    int t1 = x+y;
    int t2 = z+t1;
    int t3 = x+4;
    int t4 = y * 48;
    int t5 = t3 + t4;
    int rval = t2 * t5;
    return rval;
}
```

%rdx	Z
%rsi	У
%rdi	x

leal	(%rdi,%rsi), %eax
addl	%edx, %eax
leal	(%rsi,%rsi,2), %edx
shll	\$4, %edx
leal	4(%rdi,%rdx), %ecx
imull	%ecx, %eax
ret	

Understanding arith

```
int arith(int x, int y, int z)
{
    int t1 = x+y;
    int t2 = z+t1;
    int t3 = x+4;
    int t4 = y * 48;
    int t5 = t3 + t4;
    int rval = t2 * t5;
    return rval;
}
```

%rdx	Z
%rsi	У
%rdi	x

leal $4(\$rdi,\$rdx), \$ecx # ecx = x+4+t4$ (t5)	leal $4(\$rdi,\$rdx), \$ecx # ecx = x+4+t4$ (t5)	$ \begin{array}{c} \begin{array}{c} \\ \\ \\ \\ \end{array} \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \end{array} \end{array} \\ \begin{array}{c} \\ \\ \\ \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \\ \\ \end{array} $		$\begin{array}{cccccccccccccccccccccccccccccccccccc$	leal	4(%rdi,%rdx), %ecx	# ecx = x+4+t4	(t5)
leal $4(\$rdi,\$rdx), \$ecx # ecx = x+4+t4$ (t5)	<pre>leal 4(%rdi,%rdx), %ecx # ecx = x+4+t4 (t5)</pre>		$\operatorname{SHII} \operatorname{\operatorname{SHII}} \operatorname{SHII} \operatorname{SHII} \operatorname{SHII} \operatorname{SHII} \operatorname{SHII} \operatorname{SHII} \operatorname{SHII}} \operatorname{\operatorname{SHII}} \operatorname{SHII} SHI$	shll $4, 8edx = 100000000000000000000000000000000000$	leal	4(%rdi,%rdx), %ecx	# ecx = x+4+t4	(t5)
addl %edx, %eax # eax = t1+z (t2) leal (%rsi,%rsi,2), %edx # edx = 3*y (t4) shll \$4, %edx # edx = t4*16 (t4)	addl %edx, %eax # eax = t1+z (t2) leal (%rsi,%rsi,2), %edx # edx = 3*y (t4) shll \$4, %edx # edx = t4*16 (t4)	addl %edx, %eax	addl $\$edx$, $\$eax$ # $eax = t1+z$ (t2)		Tear	(%rd1,%rS1), %eax	# eax = x+y	(TI)

Observations about arith

```
int arith(int x, int y, int z)
{
    int t1 = x+y;
    int t2 = z+t1;
    int t3 = x+4;
    int t4 = y * 48;
    int t5 = t3 + t4;
    int rval = t2 * t5;
    return rval;
}
```

- Instructions in different order from C code
- Some expressions might require multiple instructions
- Some instructions might cover multiple expressions

```
leal (%rdi,%rsi), %eax # eax = x+y (t1)
addl %edx, %eax # eax = t1+z (t2)
leal (%rsi,%rsi,2), %edx # edx = 3*y (t4)
shll $4, %edx # edx = t4*16 (t4)
leal 4(%rdi,%rdx), %ecx # ecx = x+4+t4 (t5)
imull %ecx, %eax # eax *= t5 (rval)
ret
```

Another Example

```
int logical(int x, int y)
 int t1 = x^y;
 int t2 = t1 >> 17;
 int mask = (1<<13) - 7;
  int rval = t2 & mask;
 return rval;
```

 $2^{13} = 8192, 2^{13} - 7 = 8185$

movl %edi, %eax # eax = edi

xorl %esi, %edi # edi = x^y (t1) sarl \$17, %edi # edi = t1>>17 (t2) andl \$8185, \$eax # eax = t2 & mask (rval)

Quiz 5

• What is the final value in %ecx?

```
xorl %ecx, %ecx
incl %ecx
shll %cl, %ecx # %cl is the low byte of %ecx
addl %ecx, %ecx
```

b) 2c) 4d) 8